

# LV8729V PWM Constant-Current Control Stepping Motor Driver

## Overview

The LV8729V is a PWM current-controlled microstep bipolar stepping motor driver.

This driver can perform eight times of excitation of the second phase to 32W1-second phase and can drive simply by the CLK input.

## Features

- Single-channel PWM current control stepping motor driver.
- BiCDMOS process IC.
- Output on-resistance (upper side :  $0.35\Omega$  ; lower side :  $0.3\Omega$  ; total of upper and lower :  $0.65\Omega$  ;  $T_a = 25^\circ\text{C}$ ,  $I_O = 1.8\text{A}$ )
- 2-phase, 1-2 phase, W1-2 phase, 2W1-2 phase, 4W1-2 phase, 8W1-2 phase, 16W1-2 phase, 32W1-2 phase excitation are selectable.
- Advance the excitation step with the only step signal input.
- Available forward reverse control.
- Over current protection circuit.
- Thermal shutdown circuit. • Input pull down resistance • With reset pin and enable pin.

## Specifications

### Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	VM max		36	V
Maximum output peak current	IO max		1.8	A
Maximum logic input voltage	VIN max		6	V
Maximum VREF input voltage	VREF max		6	V
Maximum MO input voltage	VMO max		6	V

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings	Unit
Maximum DOWN input voltage	VDOWN max		6	V
Allowable power dissipation	Pd max	*	3.85	W
Operating temperature	Topr		-30 to +85	$^\circ\text{C}$

## LV8729V

Storage temperature	Tstg		-55 to +150	°C
---------------------	------	--	-------------	----

\* Specified circuit board : 90.0mm×90.0mm×1.6mm, glass epoxy 2-layer board, with backside mounting.

### Allowable Operating Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	VM		9 to 32	V
Logic input voltage	VIN		0 to 5	V
VREF input voltage range	VREF		0 to 3	V

### Electrical Characteristics at Ta = 25°C, VM = 24V, VREF = 1.5V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Standby mode current drain	IMst	ST = "L"		70	100	μA
Current drain	IM	ST = "H", OE = "H", no load		3.3	4.6	mA
Thermal shutdown temperature	TSD	Design guarantee	150	180	200	°C
Thermal hysteresis width	ΔTSD	Design guarantee		40		°C
Logic pin input current	IINL	VIN = 0.8V	3	8	15	μA
	IINH	VIN = 5V	30	50	70	μA
Logic high-level input voltage	VINH		2.0			V
Logic low-level input voltage	VINL				0.8	V
Chopping frequency	Fch	Cosc1 = 100pF	70	100	130	kHz
OSC1 pin charge/discharge current	Iosc1		7	10	13	μA
Chopping oscillation circuit threshold voltage	Vtup1		0.8	1	1.2	V
	Vtdown1		0.3	0.5	0.7	V
VREF pin input voltage	Iref	VREF = 1.5V	-0.5			μA
DOWN output residual voltagr	VO1DOWN	I <sub>down</sub> = 1mA		40	100	mV
MO pin residual voltage	VO1MO	I <sub>mo</sub> = 1mA		40	100	mV
Hold current switching frequency	Fdown	Cosc2 = 1500pF	1.12	1.6	2.08	Hz
Hold current switching frequency threshold voltage	Vtup2		0.8	1	1.2	V
	Vtdown2		0.3	0.5	0.7	V
VREG1 output voltage	Vreg1		4.7	5	5.3	V
VREG2 output voltage	Vreg2	VM	18	19	20	V
Output on-resistance	Ronu	I <sub>O</sub> = 1.8A, high-side ON resistance		0.35	0.455	Ω
	Rond	I <sub>O</sub> = 1.8A, low-side ON resistance		0.3	0.39	Ω
Output leakage current	I <sub>Oleak</sub>	VM = 36V			50	μA


## LV8729V

Diode forward voltage	VD	$I_D = -1.8A$		1	1.4	V
Current setting reference voltage	VRF	VREF = 1.5V, Current ratio 100%	0.285	0.3	0.315	V

### Package Dimensions

unit : mm (typ)

3333



### Pin Assignment

OUT1A

OUT1A

PGND1

NC

NC



VM1

VM1

RF1

RF1

## LV8729V




### Substrate Specifications (Substrate recommended for operation of LV8729V)


- Size : 90mm × 90mm × 1.6mm (two-layer substrate [2S0P])
- Material : Glass epoxy
- Copper wiring density : L1 = 85% / L2 = 90%

---

## LV8729V



L1 : Copper wiring pattern diagram



L2 : Copper wiring pattern diagram


### Cautions

- 1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.
- 2) For the set design, employ the derating design with sufficient margin.  
Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.  
Accordingly, the design must ensure these stresses to be as low or small as possible.  
The guideline for ordinary derating is shown below :
  - (1)Maximum value 80% or less for the voltage rating
  - (2)Maximum value 80% or less for the current rating
  - (3)Maximum value 80% or less for the temperature rating
- 3) After the set design, be sure to verify the design with the actual product.  
Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc.  
Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

### Block Diagram

---

# LV8729V



## Pin Functions

Pin No.	Pin Name	Pin Function	Equivalent Circuit

# LV8729V

<p>7 MD1 8 MD2 9 MD3 10 OE 11 RST 13 FR 14 STP</p>	<p>Excitation mode switching pin Excitation mode switching pin Excitation mode switching pin Output enable signal input pin Reset signal input pin Forward / Reverse signal input pin Step clock pulse signal input pin</p>		
<p>6 ST</p>	<p>Chip enable pin.</p>		
<p>23, 24 OUT2B 25 PGND2 28, 29 VM2  30, 31 RF2  32, 33 OUT2A 34, 35 OUT1B 36, 37 RF1  38, 39 VM1 42 PGND1 43, 44 OUT1A</p>	<p>Channel 2 OUTB output pin. Channel 2 Power system ground Channel 2 motor power supply connection pin. Channel 2 current-sense resistor connection pin. Channel 2 OUTA output pin. Channel 1 OUTB output pin. Channel 1 current-sense resistor connection pin. Channel 1 motor power supply pin. Channel 1 Power system ground Channel 1 OUTA output pin.</p>		
<p>21 VREF</p>	<p>Constant-current control reference voltage input pin.</p>		

Continued on next page.

Continued from preceding page.

Pin No.	Pin Name	Pin Function	Equivalent Circuit
---------	----------	--------------	--------------------

## LV8729V

3	VREG2	Internal regulator capacitor connection pin.	
5	VREG1	Internal regulator capacitor connection pin.	
18 19 20	EMO DOWN MO	Over-current detection alarm output pin. Holding current output pin. Position detecting monitor pin.	
15 16	OSC1 OSC2	Copping frequency setting capacitor connection pin. Holding current detection time setting capacitor connection pin.	

### Reference describing operation



#### (1) Stand-by function

When ST pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF. When ST pin is at high levels, the stand-by mode is released.

#### (2) STEP pin function

Input	Operating mode
-------	----------------

## LV8729V

ST	STP	
Low	*	Standby mode
High		Excitation step proceeds
High		Excitation step is kept

### (3) Excitation setting method

Set the excitation setting as shown in the following table by setting MD1 pin, MD2 pin and MD3 pin.

Input			Mode (Excitation)	Initial position	
MD3	MD2	MD1		1ch current	2ch current
Low	Low	Low	2 phase	100%	-100%
Low	Low	High	1-2 phase	100%	0%
Low	High	Low	W1-2 phase	100%	0%
Low	High	High	2W1-2 phase	100%	0%
High	Low	Low	4W1-2 phase	100%	0%
High	Low	High	8W1-2 phase	100%	0%
High	High	Low	16W1-2 phase	100%	0%
High	High	High	32W1-2 phase	100%	0%

The initial position is also the default state at start-up and excitation position at counter-reset in each excitation mode.

### (4) Output current setting

Output current is set shown below by the VREF pin (applied voltage) and a resistance value between RF1(2) pin and GND.


$$I_{OUT} = (V_{REF} / 5) / R_{F1} \text{ (2) resistance}$$

\* The setting value above is a 100% output current in each excitation mode.

(Example) When  $V_{REF} = 1.1V$  and  $R_{F1} \text{ (2) resistance}$  is  $0.22\Omega$ , the setting is shown below.  $I_{OUT} = (1.1V / 5) / 0.22\Omega = 1.0A$

### (5) Output enable function


When the OE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the STP is input. Therefore, when OE pin is returned to High, the output level conforms to the excitation position proceeded by the STP input.



### (6) Reset function


When the RST pin is set Low, the excitation position is fixed in the initial position for STP pin and FR pin input. MO pin outputs at low levels at the initial position. (Open drain connection)

# LV8729V



## (7) Forward / reverse switching function

FR	Operating mode
Low	Clockwise (CW)
High	Counter-clockwise (CCW)



The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the STP pin. In addition, CW and CCW mode are switched by FR pin setting.

In CW mode, the channel 2 current phase is delayed by 90° relative to the channel 1 current.

In CCW mode, the channel 2 current phase is advanced by 90° relative to the channel 1 current.

## (8) EMO, DOWN, MO output pin

The output pin is open-drain connection. When it becomes prescribed, it turns on, and each pin outputs the Low level.

Pin state	EMO	DOWN	MO
-----------	-----	------	----









